FPGA IMPLEMENTATIONS OF CONSTANT FALSE ALARM RATE DETECTORS (CFAR)
Abstract
FPGA implementations of CFAR detectors in different scenarios and environments are described in this paper. Possible combinations with other modules to improve performance and functionality, implemented in different classes FPGA’s are discussed. Keywords
Radar; CFAR Detector; FPGA
